

RKDF University Bhopal

Faculty Profile

Basic Information			
Name	DR. SACHIN BANDEWAR		
Date of Birth	01/NOV/1987		
Designation	ASSISTANT PROFESSOR		
Department	ELECTRONICS & COMMUNICATION ENGINEERING		
Experience	15 YEARS		
Email ID	SACHIN.BANDEWAR9@GMAIL.COM		
Contact No	9977183247		
Educational Qualification			
Description	Year	University	
UG (BE-ECE)	2009	RGPV BHOPAL	
PG-1 (Digital Communication)	2012	RGPV BHOPAL	
PG-2 (Energy Technology	2015	RGPV BHOPAL	
Ph.D.	2024	RKDF UNIVERSITY BHOPAL	
Publications			
No. of Research Papers Published (Attach Annexure of Research papers published			
No. of Books Published			
Books Chapters Published (Provide print of 1 st Page of Book			
Research Scholars Supervised			
Research Program	Award	Under Supervision	Name of University
Ph.D.			
PG Thesis/Dissertation	21	03	RKDF UNIVESITY BHOPAL
Area of Expertise (100 words)			
Award and Achievement			
Name of Award	Description (With certified of Copy award)		
National			
International			
Conference/Seminar/Workshops/FDP			
Description	No.		
Conference/Seminar attended/ organized	5		
Work shop attended/ organized	2		
FDP Attended/ organised	2		

List of publication

Dr sachin bandewar

Department of electronic & communication engineering

- [1] Parvin akhtar, Sachin bandewar, (Aug 2016)"logarithmitic multiplier using seamless pipelined" international journal of latest research in engineering and technology, volume no 2 Issue no 8, pp: 76-81
- [2] Mayura Upasani ,Sachin Bandewar,(November 02,2016)"To Improve Noice By Increasing The Output Current For Dynamic CMOS Logic With Stack Technique " International Journal Of Innovative Trends In Engineering (IJITE),VOL-18,

- [3] Mayura Upasani ,Sachin Bandewar,(july-2016)"To Improve Noice By Reducing Rise Time ,Fall Time For Dynamic CMOS Logic With Stack Technique " International Journal Of Emerging Technology And Advanced Engineering (IJETA),Volume-6,Issue-11,
- [4] parvin akthar, sachin bandewar,(aug 2016) "logarithmitic multiplier an analytical reviw" international journal of engineering research. Volume:5 issue:8.pp:721-723
- [5] joty tiwari, sachin bandewar,(November 2015) "to redice leakage power of CMOS logic circuit through lactor technique" International Journal of Emerging Technology and Advanced Engineering. Volume:5 issue:11.pp:261-269
- [6] ekta patnayak, sachin bandewar,(may 2017) "Design and realization for interfacing two integrated device using i2c bus- a review" international research journal of technology and applied science. Volume:1 issue:05.pp:186-195
- [6] Nitin Gupta, Ambresh Patel, Sachin Bandewar,(march 2017) "An Efficient VLSI 2D Discrete Cosine Architecture Using Fuzzy Transform for Image Compression" international research journal of technology and applied science. Volume:1 issue:03.pp:128-134
- [7] siddharth singh, Sachin Bandewar,(january 2017) "A Highly Efficient Lector Technique for Power Reduction in C-MOS Circuit" international research journal of technology and applied science. Volume:1 issue:01
- [8] Dhyanendra SinghChandel, Sachin Bandewar, Anand Kumar Singh,(july 2015) "Low Power 10T XOR based 1 Bit Full Adder" International Journal of Computer ApplicationsVolume:121 issue:01.pp:13-16
- [9] Khushboo Ahirwar, Sachin Bandewar, Anand Kumar Singh,(feb 2014) "Reversible Logic Based Arithmetic and Logic Unit" international journal of engineering sciences & research technologyvolume:1 issue:01.pp:811-814
- [10] Ambresh Patel, Anand Kumar Singh, Sachin Bandewar,(may 2015) "CMOS Layout Design and Performance Analysis for Synchronization Failures using 50nm Technology" International Journal of Computer Applications (0975 – 8887) Volume 117 issue11.pp:33-37
- [11] Amrita Shrivastava, Subhasis Bose, Sachin Bandewar,(may 2015) "Performance Analysis of and Delay Estimation on the RC Delay MOSFET Model" International Journal of Engineering and Management Research (IJEMR). Volume 04: issue03.pp:134-137
- [12] Amrita Shrivastava, Subhasis Bose, Sachin Bandewar,(June 2014) "Performance Analysis of and Delay Estimation on the RC Delay MOSFET Model" International Journal of Engineering and Management Research (IJEMR). Volume 04: issue03.pp:134-137
- [13] Amreen Parveen, Sachin Bandewar, Anand Kumar Singh,(June 2014) "Frequency Divider Digital CMOS Parallel Counter Using Pass Transistor Logic" International Journal of Electronics Communication and Computer Engineering. Volume 05: issue01.pp:109-113**

[14] sachin bandewar, mala kushwaha, shweta raghuwanshi,(june 2014) “metastability errors in cmos interface circuits” international journal of advanced research in computer science and electronics engineering (IJARCSEE). Volume 02: issue05.pp:462-467

[15] Ambresh Patel, Anand Kumar Singh, Sachin Bandewar,(jan 2015) “Performance Analysis and Synchronization Failures in Deep sub Micron Technology” International Journal of Engineering Trends and Technology (IJETT). Volume 19: issue02.pp:81-82

[16] Mehul Kumar Pandya, Sachin Bandewar,(jan 2015) “Residue Number System to Speed Up Sign Detection in Digital Logic Circuits using FPGA” INTERNATIONAL JOURNAL OF SCIENTIFIC PROGRESS AND RESEARCH (IJSPR). Volume 16: issue01.pp:05-09

[17] Dhyanendra Singh Chandel, Sachin Bandewar, Anand Kumar Singh,(june 2015) “Low Power-Area Efficient 1bit Full Adder with Modified Gated Diffusion Input Technique” **International Journal of Engineering Trends and Technology (IJETT)** Volume:24 issue:04.pp:165-168

[18] Monika Gupta, Ambresh Patel, Sachin Bandewar, ,(April 2017) “A Survey on Reconfigurable Implementation of Advanced Encryption Standard” International Journal of Advanced Technology for Science & Engineering Research. Volume:2 issue:04.pp:01-06

[19] Rajiv kumar, sachin bandewar, yogesh Mishra,(set-2020) “Implementation of vlsi archicture for object tracking using serial division algorithm ”SODH SANGAM- Rkdf university journal of science and engineering.vol-03 issue05 pp 111-118

[20] Rajiv kumar, sachin bandewar, yogesh Mishra,(june-2020) “A detail review on object tracking algorithm for vlsi application ”Research jouranal of engineering technology and management vol 03 issue 02. ISSN: 2582-0028

[21] Amit santan, sachin bandewar, yogesh Mishra,(june-2020) “An exploratory review on analog to digital converters VLSI architure” Research journals of engineering technology and management vol 03 issue 02. ISSN: 2582-0028

[22] Ashica anal , sachin bandewar,(April-2019) “Error efficient antilogarithm convertor by using 16-region correction for logarithm multiplier”SODH SANGAM- Rkdf university journal of science and engineering.vol-02 issue02 pp 07-10

[23] Ashica anal , sachin bandewar,(April-2019) “Study of various types of logarithm multiplier”International journal of research & technology vol-06 issue04 PP 05-08.

[24] Amit santan, sachin bandewar, yogesh Mishra,(SET-2020) “A hardware efficient VLSI Implementation of analog to digital convertor”SODH SANGAM- Rkdf university journal of science and engineering.vol-03 issue05 PP 96-100